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Linear mode CMOS compatible p-n junction avalanche photodiode for
smart-lighting applications

By

Md Mottaleb Hossain

B.S., Electrical & Electronic Engineering
Khulna University of Engineering and Technology, Bangladesh, 2009

ABSTRACT
There is a need in emerging smart lighting concepts for a high-speed sensing capability to
enable adaptive lighting (smart spaces) and visible light communication. One approach to
address this need is to design and manufacture a novel complementary-metal–oxide–
semiconductor (CMOS) compatible, cost-effective detector array and readout circuit
(ROIC) that incorporates integrated waveguide detectors and avalanche photodiodes
(APDs). This thesis focuses on the APD design and fabrication component of the sensing
capability required by smart-lighting systems.
Silicon CMOS compatible APDs are expected to provide high-speed and highsensitivity sensors in terms of simplicity of design, low power consumption and costeffectiveness for smart-lighting applications. To date, most of the CMOS-based APD
devices have been dedicated to the Geiger mode, which aims to count individual photons
under ultralow light conditions. This thesis reports on the modeling, design, fabrication,
v

and characterization of CMOS compatible p-n junction Si APDs to be operated in the
linear avalanche mode. The recursive dead-space multiplication theory (DSMT), is
applied to the recently fabricated thin Si n+p APDs to predict the avalanche and
breakdown properties including low excess noise factor. The low excess noise factor is
due to the presence of dead space effect and the initiation of avalanche process by the
photogenerated electron in the depletion region of Si APDs. The calculated mean gain,
avalanche breakdown voltage, excess noise factor, electron and hole ionization
coefficients, electric fields are reported. Moreover, measured dark current, photocurrent,
mean gain, capacitance, spectral response, and breakdown voltages are also reported
supporting low-voltage operation across the visible electromagnetic spectrum. A mean
gain of ~50 has been obtained for the fabricated structure at a reverse bias breakdown
voltage of ~8.67 V. The type of APD developed in this thesis can be integrated with
waveguide structures to provide enhanced sensitivity and high speed detection capability
as well as uniformity across colors.
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Chapter 1

Introduction

APDs implemented on standard silicon CMOS technology have been targeted in recent
years due to their promise in facilitating cost-effective and high-volume manufacturing
(HVM) sensors to be used in short-distance optical-access networks and optical
interconnect applications [1-4]. The possibility of single-chip integration of APDs and
necessary peripheral circuits in CMOS technology provides an inexpensive, low power
consumption, and high performance photonic integrated system [4-5].

1.1 Motivation and importance of APD in smart-lighting systems

There have been a number of groups working on Geiger-mode APD unit cell and arrays
in standard CMOS technology [5]-[13]. One of the challenges in single photon avalanche
photodiode (SPAD) circuits in CMOS process is that they need to be operated at voltages
that are much higher than normal (e.g., 25 V versus 5 V or less). Linear-mode APDs in
CMOS technology have not been pursued as aggressively as Geiger-mode APD arrays;
however, the former do constitute a natural fit to the smart lighting for the several
reasons. In smart-lighting applications, linear-mode APDs can be used as high sensitivity
detectors in support of visible-light communication as well as spectral calibration. In
addition, plasmonic and waveguide spectral filters can be integrated to the device to
provide wavelength selectivity and light angle detectivity in the visible spectral regime
1

across the array, the gain of the APD can be adjusted across the array to correct for the
nonuniformity in the silicon’s quantum efficiency across the wavelengths in the visible
range.
The fact that the bias voltage is relaxed in comparison to the Geiger-mode
operation makes the device particularly attractive from the fabrication (using standard
CMOS process) and operation perspectives. The use of avalanche gain to improve and
unify responsivity across the visible spectrum is desirable because the gain is generated
internally within the detector (without the need for external amplifiers), which offers an
signal to noise ratio (SNR) advantage (without compromising speed) as well as simplicity
of design. By means of controlling the applied bias via an already available readout
circuit, the avalanche gain of the proposed device serves to enhance detection sensitivity
and equalize detector responsivity across pixels that are tuned to different bands in the
visible-light spectrum. The proposed APD has potential for applications in smart-lighting
systems including: (1) Adaptive lighting (smart spaces) and (2) visible light
communication systems. These systems dictate the detailed specifications for the
proposed avalanche photodetector device.

1.2 Fundamental research

The key challenge is to design and fabricate APD using standard CMOS technology with
the following properties: (1) Breakdown voltage must be below 10V, compatible with
CMOS technology; (2) avalanche gain of 50 or better; (3) blue-light responsivity; (4)
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spectral-sensing capability from multi-junction Si APD; and (5) operability in the analog
and digital modes at speeds of few GHz. The key barriers here are to maintain a low
operating voltage (below 10V) at high gains (50) while maintaining low dark currents.
Our approach for maintaining a low operating voltage is based on the careful design of a
p-n junction APD, where the multiplication region is thin (<200 nm) and restricted to the
depletion region. It is well known that the breakdown voltage drops linearly with the
reduction in the thickness of the avalanche region [14]. In contrast to standard p-i-n-type
APDs, where the multiplication (depletion) region is in the intrinsic layer and typically in
the micron range in width, the multiplication region is limited to the depletion region at
the interface of the p and n layers. Another key strategy that has been used to lower the
voltage is increasing the doping level in the p substrate (to 1017 cm-3), which causes a
further reduction in the width of the depletion region, and hence a reduction in the
breakdown voltage. Our mature, custom-made modeling tools, which have been
developed by Prof. Hayat and his group over the past twenty years, are used to predict the
low-operating-voltage property of the device and guide the design.

1.3 Importance of Si as avalanche material

Silicon avalanche material has drawn attention to the researchers due do its operation in
the low excess-noise single-carrier multiplication [15]-[20]. It has also been reported that
the presence of dead space effect in Si materials causes further reduction of excess noise
factor. More importantly, 200 nm to 1100 nm range of operation, ease of manufacture,
mature fabrication technology, and low multiplication noise [20] make Si APDs to be the
3

ideal choice for smart lighting applications in the visible electromagnetic spectrum. There
have been a very few studies on avalanche multiplication and excess noise for Si submicron avalanching regions [15]-[20], although reduction of both the multiplication noise
and avalanche buildup with decreasing avalanche region thickness (e.g., below 400 nm)
in thin sub-micron III-V APDs have been demonstrated by numerous research groups
[20]-[26]. Therefore an effort has been made in this thesis work to carry out mean gain,
excess noise factor analysis in n+p Si APDs.

1.4 Modeling and non-local ionization parameters of Si

Usually, the local and non-local concepts are taken into account for the realization of
avalanche multiplication processes. McIntyre developed a local model [26], the first
conventional avalanche multiplication model based on the assumption of a carrier’s
ionization probability dependence on local electric field but did not take count into the
carrier’s history. Unfortunately, in case of thin APD, the local model does not predict the
reduction of the excess noise factor. Later on, Okuto and Crowell took into account
carriers’ past history on the multiplication process which is known as non-local model
[28], [29]. In this model, impact ionization depends both on the electric field and past
carrier energy gained from the field. A more comprehensive analytical model developed
by Saleh et al. [30] and Hayat et al. [31] which considered the role of a carrier’s past
history on its ability to create a new carrier pair via impact ionization for the single and
double carrier multiplication devices, respectively. The reduction of the excess noise
factor in thin APDs results from the dead-space effect, where a newly generated carrier is
4

capable of causing impact ionization only after it travels a sufficient distance, called the
dead space which in which it gains enough energy from the field to provide further
impact ionization and so on. Modern multiplication models extensively consider the
effect of dead space on the APD mean gain and excess noise factor taking into account
carriers’ history and show good agreement with the experiments [23]–[26], [28]–[32].

1.5 Outline of thesis
Preliminary results for CMOS based linear Si APD have been reported in [1], [15-16],
where, non-local ionization coefficients [33] and threshold energies [18] of Si are taken
into account in the recursive DSMT analytical model exhibiting low excess noise factors.
Chapter 2 describes details of modeling and numerical results including breakdown
voltage, mean gain and excess noise factor of CMOS-compatible p-n junction Si APDs
using recursive DSMT model. The APD device was fabricated at Manufacturing Training
and Technology Center (MTTC) cleanroom at the University of New Mexico. Details of
fabrication process are described in chapter 3. Experimental APD device characterization
including measured dark current, breakdown voltage, spectral response and measured
capacitance are also reported in chapter 4. Finally, concluding remarks and direction of
future works are outlined in chapter 5.
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Chapter 2

Device structure and modeling

2.1 Device structure

CMOS-compatible p-n junction Si APD was fabricated on a 1-0-0 oriented p type Si
wafer (dopant boron) using a diffusion process. The structure consists of a boron-doped
(3.5 × 1017 cm-3) p+ Si layer, a phosphorus-doped (9.5 × 1018 cm-3) n+ Si layer, and a 60
nm thick SiO2 layer. The active dimensions of the devices are 100 µm × 100 µm, 150 µm
× 150 µm, 200 µm × 200 µm and 250 µm × 250 µm, respectively. The junction depth of
the APD device is 0.6 µm. The electron within the depletion region (0 ≤ x ≤ W) travels in
the negative x direction. The photogenerated electron initiated avalanche multiplication
process in the depletion region at x = W is taken into account for the accurate prediction
of breakdown characteristics in the recursive DSMT model [17, 31].

Anode contact

Cathode contact
SiO
22
SiO

x=0
x=W

nn++Si/Phosphorus
Si/Phosphorus doped
doped
Depletion region
p+ Si/Boron doped

E
x

p type silicon substrate (bare Si wafer)

Figure 2.1: Schematic device structure of a CMOS compatible APD.
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2.2 Calculation method

The recursive DSMT analytical model was used to predict the dependence of the mean
gain on the reverse bias voltage, the excess-noise characteristics and the breakdown
voltage of the APD. The width of the multiplication region, W, was estimated by
calculating the width of the depletion region, as described in more detail below.
The electric field profile in the depletion layer was obtained by solving Poisson’s
equation and is given by [17],

=

−

0≤

≤

(1)

where EM is the maximum electric field intensity, q is the electron charge, and εr is the
relative dielectric constant.
The depletion region width was calculated by [17],

=

+

(2)

where NA and ND are the acceptor and donor doping concentrations respectively, VR is the
applied reverse bias voltage and Vbi is the built in voltage and is given by,

=

(3)

!"#
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where k is the Boltzmann constant, T is the room temperature and ni is the intrinsic doing
concentration.
The minimum distance that a newly generated carrier must travel in order to
acquire sufficient kinetic energy to become capable of causing impact ionization is called
dead space. Dead space is the function of the electric field and position within the
multiplication region and is given by [17],

$%

=

$*

=

−
−

−

−

−

&'()

4(a)

−

−

+

&'((

4(b)

where de(x) and dh(x) are the electron and hole dead spaces within the multiplication
region and Ethe and Ethh are the non-local electron and hole ionization threshold energies.
The electric-field dependent ionization coefficients for electrons, α, and for that of
holes, β, were calculated using the following equations [34]:

+

= ,% - . /−

3

= ,* - . /−

0) 1)
&

2

0( 1(
&

2

5(a)
5(b)

where E is the electric field and the A, B, and m are material-dependent parameters listed
in [Table I].
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The dead space effect along with the nonuniform electric field and depletion layer
width were used in the DSMT recursive analytical model to predict the breakdown
voltage, mean gain and excees noise factors for the avalanche photodiode. Consider an
electron and a hole are located at position x within the multiplication region. Assume that
Z(x) is the random sum of electrons and holes are produced by the electron including the
initiating electron itself. Similarly, Y(x) is the random number of all electrons and holes
produced by the hole and its offsprings, including the hole itself. Thus, the total number
of carrier pairs generated as a result of original carrier pair at location x, including the
original pair [17, 31],

4

=

5

6

+7

(6)

And for the electron initiated multiplication process where single electron and hole pair is
generated at x = W, the gain can be represented as,

8=4

=

5

6

+7

(7)

Obviously Y (w) = 1 since a hole at x = w does not travel into the device and cannot
ionize, so that,
8=

5

6

+1
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(8)

Consider :

=<6

> and 7

respectively. Similarly, :

=<7

=<6

> are the means of Z(x) and Y(x),

> and =

=<7

> are the second

moment of Z(x) and Y(x), respectively. Here bracket denotes ensemble average. Thus the
mean multiplication,

>

=

5

:

+=

(9)

And for the electron initiated multiplication process, the mean gain can be represented as
[17, 31],
< 8 >=

5

:

+1

(10)

Similarly, the excess noise factor can be represented as [17, 31],

@A # B

@ # C B

? = @AB# = @

C B#

=

D# C

D C

D C

5 #

5

(11)

The non-local ionization coefficients and threshold energies for Si are reproduced for
convenience in Table I from [4, 15]. The electric field and the depletion width considered
in the DSMT model are calculated (Table II) by solving Poisson’s equation and standard
formula mentioned above [17].
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Table 2.1: Ionization parameters for Si [1, 15]

Electron
Hole

A [cm-1]

B [V/cm]

m

Eth [eV]

1.286 × 106

1.40 × 106

1.0

1.2

6

6

1.0

1.5

1.438 × 10

2.02 × 10

Table 2.2: Calculated parameters for n+p CMOS Si APD [1]
APD

Nn (cm-3)

Np (cm-3)

1

9.5 × 1018

1.0 × 1017

0.2 - 14.9

122 - 455

188.5 - 703.1

2

9.5 × 1018

1.5 × 1017

0.3 - 12.4

104 - 342

241.1 - 792.7

3

9.5 × 1018

2.0 × 1017

0.3 - 11.0

91 - 281

281.2 - 868.4

4

9.5 × 1018

2.5 × 1017

0.2 - 10.0

79 - 243

305.2 - 938.7

5

9.5 × 1018

3.0 × 1017

0.2 - 10.0

72 - 221

333.8 - 1024

6

9.5 × 1018

3.5 × 1017

0.2 - 9.00

67 - 196

362.4 - 1060

7

9.5 × 1018

4.0 × 1017

0.2 - 8.63

63 - 180

389.4 - 1112

8

9.5 × 1018

4.5 × 1017

0.3 - 8.40

62 - 168

431.1 - 1168

9

9.5 × 1018

5.0 × 1017

0.3 - 8.00

59 - 157

455.8 - 1213

10

9.5 × 1018

5.5 × 1017

0.2 - 7.70

54 - 147

459.9 - 1249

11

9.5 × 1018

6.0 × 1017

0.2 - 7.70

52 - 141

482.1 - 1307

12, p+n
[18]

7.5 × 1016

7.5 × 1018

0.2 - 17.71

120 - 570

162.2 - 660.3

Reverse bias Depletion width Electric field
voltage (V)
(nm)
(kV/cm)
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2.3 Numerical results

The calculated position-dependent electric field, parameterized by the depletion region
width W (for each applied reverse bias), is shown in Fig. 2.2 (a). The decreasing electric
field profile with x indicates a carrier generated deeper in the depletion layer must travel
a longer distance before becoming capable of ionizing. The dead spaces de and dh (as
depicted from equations 4 (a) and 4 (b)) therefore increase with x until x reached with a

Electric field, E (kV/cm)

1200

a)

1000
800
600
400
200
0

0

50

100

150

200

250

Depletion region width, x (nm)
35

-1

Ionization coefficients (µm )

.

30

b)

25

α

20
15

β

10
5
0

0

50

100

150

200

250

Depletion region width, x (nm)
Figure 2.2: (a) Calculated electric-field profile as a function of x in the depletion region of width W =
192.2 nm for Si. VR = 8.67 V, Na = 3.5 × 1017 cm-3 and Nd = 9.5 × 1018 cm-3. (b) Calculated electron and
hole ionization coefficients, α and β, for Si as a function of x in the depletion region of W = 192.2 nm.
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critical value at which the total acquired kinetic energy can no longer equate the threshold
ionization energy. Figure 2.1(b) shows the ionization-coefficient profile. The higher
electron ionization coefficient (α) than that of the hole (β) results in photoelectron
initiated avalanche multiplication process in the depletion region exhibiting low excess
noise factors. The value of k (β/α), the key performance parameter of APD, should be as
low as possible to minimize the excess noise factor. The field profile within the depletion
region, in conjunction with the ionization parameters, shown in Table I, were used in the
DSMT analytical model to predict breakdown voltage, mean gain, and the excess noise
factor.
Figure 2.3 depicts variation of calculated mean gains with the applied reverse bias
voltages for different base doping concentrations Np and Nn = 9.5 × 1018 cm-3. The
calculated breakdown voltages vary from 7 to 15 V for the base doping concentration
variations from 1 × 1017 to 6 × 1017 cm-3. Tunneling will dominate the breakdown
characteristics for the doping concentrations beyond 6 × 1017 cm-3. This is due to the
large electric field by which carriers can tunnel through a sufficiently thin potential
barrier [35]. The predicted breakdown voltage using ionization coefficients (Table II) in
the DSMT analytical model is in quite good agreement with the predicted and
experimentally verified breakdown characteristics using a simple Monte-Carlo (SMC)
model in silicon APD [18].
The calculated excess noise factor as a function of mean gain with different base
doping concentrations is shown in Fig. 2.4. The Si non-local ionization coefficients and
threshold energies (Table II) are taken into account in the DSMT model exhibiting low
excess noise factors. This low excess noise factor is due to the presence of dead space
13

effect in the thin depletion regions (See Table I) and the initiation of avalanche process
by the photogenerated electron in the depletion region of Si APD. Figure 2.4 also shows
that excess noise factor does not change much with substrate doping concentrations.
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Figure 2.3: Calculated mean gain as a function of the applied reverse bias voltage with different base
doping concentrations (Np). Here, Nn = 9.5 × 1018 cm-3.
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Figure 2.4: Calculated excess noise factor as a function of mean gain with different base doping
concentrations (Np). Here, Nn = 9.5 × 1018 cm-3.
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2.4 Relevant works

The mean gain and excess noise calculations were performed for the Prof. Mona Hela’s
(Rensselaer Polytechnic Institute) NSF smart lighting ERC project, Integrated VLC
Receiver Circuits. The prototype 350 × 350 µm2 APD device was fabricated in 0.13 µm
CMOS technology as shown in Fig. 2.5. The dark current characteristics of the APD as a
function of the reverse bias voltage are shown Fig. 2.6. It can be observed from the figure
that the breakdown knee lowers as the reverse bias voltage (Vrev) approaches the
breakdown voltage (~11 V). This is caused by the increased probability of high localized
electric field in a large-area APD For the proposed device structure, the avalanche
breakdown occurs at an applied reverse-bias voltage of ~11.04 V, as evidenced by Figs.
2.6 and 2.7 (b). The photodetector achieved a maximum gain of 7.6 K at 11 V reverse
bias, showing excellent agreement with simulation result as calculated using the nonlocal
impact ionization model based on recursive DSMT [16].

(a)

(b)

Figure 2.5: Proposed 350 × 350 µm2 APD fabricated in 0.13 µm CMOS technology: (a) die micrograph
and (b) layout view showing 20 × 20 sub-sections [16
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Figure 2.6: Dark current characteristics showing lowered breakdown knee in large area APD [16].

(a)

(b)

(c)

Figure 2.7: APD structure and results: (a) P+/N-Well APD structure showing direction of electron
injection, (b) photocurrent and mean gain as a function of reverse bias voltage (obtained from the
difference between dark current and illumination current generated by a 4.5 mW/cm2 white LED light
source), (c) calculated excess noise factor as a function of mean gain [16].
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Chapter 3

APD device fabrication

3.1 Fabrication steps
The p-n junction Si APD was fabricated using 1 µm standard CMOS processing
technology at MTTC cleanroom at the University of New Mexico. A 1-0-0 orientated ptype four inch boron doped Si wafer was used to initiate the fabrication. The p+ (3.5 ×
1017 cm-3) and n+ (9.5 × 1018 cm-3) layers were created depositing phosphorus and boron,
respectively on the Si wafer using diffusion process at the MTTC facility. Diffusion is
defined as the movement of impurity atoms in a semiconductor material at high
temperatures where the driving force of diffusion is the concentration gradient. In the
APD fabrication process, four masks were used for the n+ diffusion, contact, SiO2
deposition and metal patterning. The active dimensions of the APD devices were 100 µm
× 100 µm, 150 µm × 150 µm, 200 µm × 200 µm and 250 µm × 250 µm, respectively.
The planar p-n junction APD device fabrication was carried out by step by step process
as described in tabular format below.
Step 1: p+ doping
1

p+ dope & drive

Steed furnace

Tube B2

2

Oxide etch

Acid bench

6:1 BOE ( buffered
oxide etch)

3

Boron oxidation

Acid bench

1:1 H2SO4/HNO3

17

APD (antiphase-domain)
predisposition
2 min
10 min

4

Oxide etch

Acid bench

6:1 BOE

10 min

Step 2: Oxidation
5

Oxidation

Steed furnace

B1

1.0 µm

Step 3: n+ exposure and develop
6

Piranha clean

General purpose
bench
HMDS oven

4:1 H2SO4/H2O2

5 min

7
8

HMDS
(hexamethyldisilazane)
Coat photoresist

100° C

20 sec

CEE spin coater

Prg 4

DSR

9

Soft-bake

Hotplate

100° C

60 sec

10 Exposure n+ diffusion

Karl Suss

Vacuum contact

60 sec

11 Post exposure bake

Hotplate

100° C

60sec

12 Develop

Caustic bench

1:4 AZ400K

10 min

13 QDR (quick rinse dumper)

QDR

5 cycles

14 SRD (spin rinse dryer)

Verteq spin dryer

Prg 1

15 Inspection

Step 4: n+ oxide etch
16 Post exposure bake

Hotplate

120° C

2 min

17 Oxide etch

Acid bench

6:1 BOE

14 min

18 QDR

QDR

5 cycles

19 SRD

Verteq spin dryer

Prg 1

20 Inspection

18

Step 5: N+ oxide etch photo resist removal

21 Piranha clean

23 QDR

General purpose
bench
General purpose
bench
QDR

5 cycles

24 SRD

Verteq spin dryer

Prg 1

22 Piranha clean

4:1 H2SO4/H2O2

5 min

4:1 H2SO4/H2O2

5 min

25 Inspection

Step 6: n+ dope and drive
26 n+ dope and drive

Steed furnace

Tube B3

SPD dope

27 Oxide etch

Acid bench

6:1 BOE

14 min

Step 7: SiO2 liftoff, exposure and deposition
28 HMDS

HMDS oven

100° C

20 sec

29 Coat photoresist

CEE coater

Prg 4

JSR

30 Softbake

Hotplate

100° C

60sec

31 Exposure contact

Karl Suss

Vacuum contact

30 sec

32 Post exposure bake

Hotplate

100° C

60sec

33 Develop

Caustic bench

1:4 AZ400 K

10 min

34 QDR

QDR

5 cycles

35 SRD

Verteq spin dryer

Prg 1

AJA sputter system

Gun 2, 3 mTorr
300 watts

36 Inspection
37 Sputter oxide
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40 nm

Step 8: SiO2 liftoff, exposure and deposition

38

Dehydration bake

Hotplate

190° C

5 min

39

Coat LOR

CEE coater

Prg 4

LOR 5B

40

Softbake

Hotplate

190° C

5 min

41

Coat photoresist

CEE coater

Prg 4

AZ 1518

42

Softbake

Hotplate

115° C

90sec

43

Exposure plasmon

Karl Suss

Vacuum contact

44

Develop

Caustic bench

1:4 AZ400K

45

QDR

QDR

5 cycles

46

SRD

Verteq spin dryer

Prg 1

47

Inspection

48

Sputter oxide

AJA sputter system

Gun 2, 3 mTorr
300 watts

500 nm

15 min

2 min

Step 09: SiO2 liftoff

49 SiO2 liftoff

Solvent bench

Acetone/ IPA

50 QDR

QDR

5 cycles

51 LOR (lift-off resist) strip

Solvent bench

AZ 400k

52 QDR

QDR

5 cycles

53 Piranha clean

General purpose bench

4:1 H2SO4/H2O2

54 QDR

QDR

5 cycles

55 SRD

Verteq spin dryer

Prg 1

56 Inspection

20

1 min

5 min

Step 10: Metal liftoff, patterning, and deposition

57 Dehydration bake

Hotplate

190° C

5 min

58 Coat LOR

CEE coater

Prg 4

LOR 5B

59 Softbake

Hotplate

190° C

5 min

60 Coat photoresist

CEE coater

Prg 4

JSR

61 Post exposure bake

Hotplate

100° C

60 sec

62 Exposure metal 1

Karl suss

Vacuum contact

60 sec

63 Develop

Caustic bench

1:4 AZ400K

10 min

64 QDR

QDR

5 cycles

65 SRD

Verteq spin dryer

Prg 1

66 Inspection

Step 11: Metal liftoff

67 Aluminum liftoff

Solvent bench

Acetone/ IPA

30 min

68 LOR Strip

Solvent bench

AZ400K

1 min

69 QDR

QDR

5 cycles

70 SRD

Verteq spin dryer

Prg 1

March plasma

prg 1

71 Inspection
72 Ash

60 sec

3.2 Process flow layout
The process flow layout for the planar p-n junction APD device fabrication is outlined
below.
21

Step 1
Boron deposition (heavily doped with boron)

P -type silicon substrate (bare Si wafer)

Borosilicate glass
P -type silicon substrate (bare Si wafer)

Step 2
Remove Borosilicate glass

Borosilicate glass
P -type silicon substrate (bare Si wafer)

Boron
P -type silicon substrate (bare Si wafer)

Step 3
Grow SiO2 (1 µm) over Boron, drive Boron as well for junction depth

Boron
P -type silicon substrate (bare Si wafer)

SiO2
Boron
P -type silicon substrate (bare Si wafer)
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Step 4
Mask (1) for defining photoresist (PR) for N+ deposition
PR

PR
SiO2
Boron
P -type silicon substrate (bare Si wafer)

Pattern SiO2: Expose PR, develop unexposed PR, bake and etch the glass
PR
SiO2

PR
SiO2
Boron
P -type silicon substrate (bare Si wafer)

Step 5

Remove PR after oxide etching

PR
SiO2

PR
SiO2
Boron
P -type silicon substrate (bare Si wafer)

SiO2

SiO2
Boron
P -type silicon substrate (bare Si wafer)
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Step 6 (Dope and drive phosphorus)

SiO2

SiO2
Boron
P -type silicon substrate (bare Si wafer)

SiO2

SiO2
Boron
P -type silicon substrate (bare Si wafer)
Etch off glass (SiO2 )
N+ (Phosphorus doped)
P+ (Boron doped)

P -type silicon substrate (bare Si wafer)

Step 7 (Contact mask (2): JSR resist)

N+ (Phosphorus doped)
P+ (Boron doped)

P -type silicon substrate (bare Si wafer)
Mask (3) Deposit SiO2

N+ (Phosphorus doped)
P+ (Boron doped)

P -type silicon substrate (bare Si wafer)

SiO2

SiO2
N+ (Phosphorus doped)
P+ (Boron doped)

P -type silicon substrate (bare Si wafer)
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SiO2

Step 8 (Pattern SiO2)

SiO2

SiO2
N+ (Phosphorus doped)
P+ (Boron doped)

SiO2

P -type Silicon substrate (bare Si wafer)
Deposit SiO2

SiO2

SiO2
N+ (Phosphorus doped)
P+ (Boron doped)

SiO2

P -type silicon substrate (bare Si wafer)

SiO2

SiO2
N+ (Phosphorus doped)
P+ (Boron doped)

SiO2

P -type silicon substrate (bare Si wafer)

Step 9 (Lift off PR)

SiO2

SiO2
N+ (Phosphorus doped)
P+ (Boron doped)

SiO2

P -type silicon substrate (bare Si wafer)

SiO2

SiO2
N+ (Phosphorus doped)
P+ (Boron doped)

P -type silicon substrate (bare Si wafer)
25

SiO2

Step 10 (Metal depositions mask (4): Pattern (PR) for metal deposition)
Pattern for the metal
SiO2

Pattern for the metal
SiO2
N+ (Phosphorus doped)
P (Boron doped)

Pattern for the metal
SiO2

P -type silicon substrate (bare Si wafer)
Al deposition

Pattern for the metal
SiO2

Pattern for the metal
SiO2
N+ (Phosphorus doped)
P (Boron doped)

Pattern for the metal
SiO2

P -type silicon substrate (bare Si wafer)

Pattern for the metal
SiO2

Pattern for the metal
SiO2
N+ (Phosphorus doped)
P (Boron doped)

Pattern for the metal
SiO2

P -type silicon substrate (bare Si wafer)
Step 11 (Lift off PR and have metal pads)

Pattern for the metal
SiO2

Pattern for the metal
SiO2
N+ (Phosphorus doped)
P (Boron doped)

Pattern for the metal
SiO2

P -type silicon substrate (bare Si wafer)

SiO2

SiO2
N+ (Phosphorus doped)
P (Boron doped)

P -type silicon substrate (bare Si wafer)
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SiO2

3.3 Schematic diagram
The schematic of CMOS APD wafer is shown in Fig. 3.1 with four different regions.
Each region has active devices with dimensions 100 µm × 100 µm, 150 µm × 150 µm,
200 µm × 200 µm and 250 µm× 250 µm, respectively as shown in Fig. 3.2.

Region BI

Region CI

Region AI

Region DI

Figure 3.1: 1-0-0 orientated P type Si wafer (dopant boron).

n

100
µm

100 µm

A

B

100 µm

150 µm

C
200 µm

Figure 3.2: Active dimensions of CMOS APDs
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p

D
250 µm

Chapter 4

Experimental device characterization

This section describes experimental results of the fabricated planar p-n junction CMOS
compatible APD including dark- and photo-current measurement, mean gain, capacitance
and spectral response measurements.

4.1 Current-voltage characteristics and quantum efficiency

Measured dark-current and photo-current characteristics for the fabricated CMOS APDs
are shown in Fig. 4.2. Current-voltage characteristics were recorded with a 236 Keithley

Probe on
p/substrate
contact

Probe on n contact

Figure 4.1: Fabricated CMOS APDs and probing for measurements.
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SourceMeter®, a source measure unit instrument. Photo-current measurements were
performed using a 635 nm laser light source with optical power density of ~3.33
mW/cm2. A PM100D (Thorlabs) optical power and energy meter was used to measure
the output optical power of laser.
The 200 µm × 200 µm active area device exhibit avalanche breakdown voltage at
~8.67 V. This confirms the prediction of avalanche breakdown with accuracy as
evidenced by the simulations shown in Fig. 2.3 (Na = 3.5 × 1017 cm-3). A dark current of ~
0.1 µA near avalanche breakdown is also shown in Fig. 4.2.

10

-2

Dark
2

Current (A)

10

10

10

10

P opt = 3.33 mW/cm

-4

-6

-8

-10

0

2

4

6

8

10

Applied reverse bias voltage, VR (V)
Figure 4.2: Experimental dark- and photo-current characteristics of 200 µm × 200 µm CMOS APD.
Measurements were performed shining 635 nm laser output onto APD device with optical power density of
~3.33 mW/cm2.
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This dark current is high due to the nonuniformities in the electric field (i.e., undesirable
high fields) in the planar p-n junction APD device. The dark current can be minimized
using a guard-ring, which will also serve to prevent premature breakdown at the APD
periphery [2, 3].
Photocurrent increases with the increasing of reverse bias voltage until it reaches
the maximum value at avalanche for the 3.33 mW/cm2 output optical power shining onto
the APD surface area. At high laser power output, APD goes into saturation which is not
desirable for APD operation. Saturation is a condition in which there is no further
increase in detector response as the input light is increased. On the other hand, APD
shows good response which is linear with low incident intensity up to the avalanche
breakdown region of the device at ~8.74 V.
The quantum efficiency of the APD can be calculated using the standard formula
as given by,

E =

F×5 HI
J

× 100[%]

(12)

where, S is the photosensitivity (A/W) and λ is the wavelength of incident optical light.
The cut-off wavelength for Si (Eg = 1.12 eV) is 1100 nm at room temperature. The
unmultiplied photosensitivity and quantum efficiency (QE) were measured to be 2.928
mA/W and 0.57% respectively, at the applied unity-gain reverse bias voltage of 0.2 V
and at 635 nm given wavelength of light. The calculated quantum efficiency for 200 µm
× 200 µm CMOS APD was found to be 0.5%. This depicts that the measured QE is quite
good agreement with the calculated QE.
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4.2 Mean gain

The mean gain depends on applied reverse bias voltage as well as the incident optical
power onto the active area of the APD. The gain was calculated from the measured darkand photo-currents using the standard formula [36],

4=N

NO( P QNRS T P
O( PUVW QNRS T PUVW

(13)

where Iph and Idark are the photocurrent and dark current respectively, V is the actual
reverse bias voltage and VM=1 is the unity gain reference voltage.

10

Mean gain

10

10

10

10

3

Measured
Calculated

2

1

0

-1

0

2

4

6

8

10

Applied reverse bias voltage, VR (V)
Figure 4.3: Mean gain as a function of applied reverse bias voltage. Measurement was performed shining
635 nm laser output onto APD device with optical power density of ~3.33 mW/cm2.
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The unity-gain condition is normally identified as a plateau of photocurrent
immediately after punch through where the collection of primary photo-carriers is at
maximum but before the impact ionization process turned on in the APD device [37]. In
our gain calculation from dark and photo-currents, VM=1 = 0.2 V was used and the results
are shown in Fig. 4.3. The APD achieves a gain of 50 at a reverse bias voltage of 8.67 V
showing excellent agreement with simulation result as calculated from the nonlocal
impact ionization model based on recursive DSMT.

4.3 Spectral response

The spectral response measurement of CMOS APD for the applied reverse bias voltage
of -5.0 V is shown in Fig. 4.4. Spectral measurements were performed using an HORIBA
MicroHR 140 mm spectrometer with a 250 W tungsten-halogen light source (LSH-T250)
and solid-state detector interface (1427C). The spectrometer has spectral resolution of 0.3
nm with standard combination of 600 grooves/mm and 500 nm blaze grating. The peak is
found to be at ~650 nm indicating that the APD can the applicable to visible light
communication. The Si APD can detect light sufficiently in the visible region since it has
large absorption coefficient in this region.

4.4 Capacitance

Measured capacitance as a function of applied reverse bias voltage is shown in Fig. 4.5
for the 200 µm × 200 µm planar p-n CMOS APD. The depletion region width increases
with increasing applied reverse which in turn reduces APD capacitance. The decreasing
32

value of capacitance near breakdown represents high speed operation of APD device. The
higher n+ doping concentration leads to thinner depletion width and higher capacitance.
The measured capacitance is found to be ~7.9 pF near around reverse bias breakdown of
8.67 V.

70

Current (nA)

60
50
40
30
20
10
0
300

400

500

600

700

800

900

Wavelength (nm)
Figure 4.4: Measured spectral response of CMOS APD for the applied reverse bias voltage of -5.0 V.

Capacitance (pF)

100 µm

p-n detector

200 µm

Applied reverse bias voltage, VR (V)
Figure 4.5: Capacitance-voltage measurements for the 200 µm × 200 µm CMOS APD.
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Chapter 5

Conclusions and future works

5.1 Conclusions

Modeling, design and fabrication of CMOS-compatible p-n junction thin Si APDs were
presented. The avalanche breakdown, mean gain and excess noise factor were calculated
with substrate doping concentration variations using the recursive DSMT analytical
model. The dark- and photo-current measurements, photosensitivity, quantum efficiency,
mean gain, spectral response, and capacitance measurement results were reported for the
200 µm × 200 µm CMOS APD. The reported device benefits from design simplicity,
potential for high-volume manufacturability, low power consumption and cost. The linear
mode CMOS Si APD device is a promising device for high-speed sensing capability
required for smart-lighting potential applications, including adaptive lighting (smart
spaces) and visible-light communication systems.

5.2 Future works

5.2.1 Integration of CMOS APD with waveguide structure

The primary goal of this project is to design and manufacture a novel CMOS-compatible,
cost-effective detector array that incorporates plasmonic/waveguide technology on Si
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APD structures to create the sensing capability required by smart lighting applications in
close collaboration with Prof. Brueck and Prof. Zarkesh-Ha’s project, Color and
Directional Detection, under National Science Foundation Smart Lightig ERC [38]. The
waveguide based detector can be used as an ultra-narrowband (out of band color rejection
<20 nm bandwidth) color detector as well as for light-intensity enhancement and
directional detection (<15° intervals) in the visible regime (200 nm - 700 nm) of the
electromagnetic spectrum. This type of detectors end up with low signal to ratio (SNR).
That’s why we need a sesnor which will have enhanced sensitivity and high speed
detection capability as well as uniformity across colors. The linear-mode CMOS
compatible avalanche photodiode will be a solution to resolve the low SNR issue
associated with the waveguide based detector.

SiO2
Si3N4
SiO2
n+ Si/Phosphorus
doped
x=0
Depletion region
x=W
p+ Si/Boron doped
p type silicon substrate (bare Si wafer)

Figure 5.1: Integrated CMOS APD with waveguide structure.
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This waveguide structure can be implemented on top of Si APD using low cost
standard CMOS technology. The use of avalanche gain to improve and unify responsivity
across the visible spectrum is desirable because the gain is generated internally within the
APD (without the need for external amplifiers), which offers an signal to noise ratio
(SNR) advantage (without compromising speed) as well as simplicity of design. Of
particular interest is the demonstration of high speed, high sensitivity CMOS Si APD in
the blue spectrum, as required for smart lighting applications.

5.2.2 Multi-junction CMOS Si APD

Multi-junction CMOS APD for spectral sensing will also be designed and fabricated to
offer wavelength selectivity. Aside from wavelength selectivity, the multi-junction device
can offer wavelength-dependent photocurrent amplification to amplify any losses due to
any waveguide-based selectivity as described in Section 5.2.1. In addition, RGB color
sensors will operate without the need for any external filters. The multi-junction APD
will serve as three APDs in tandem, and it is compatible with standard CMOS process
[39, 40]. These type of APDs are expected to use in smart lighting systems (adaptive
lighting and visible light communication) including short-distance optical-access
networks and optical interconnect applications.
The electron–hole pair generation depends on penetration depth. Longer
wavelength light penetrates silicon deeper than the light with shorter wavelength. The
depths of the three p–n junctions will correspond to the penetration depths of red, green,
and blue light [40]. Spectral sensing algorithm developed by W.-Y. Jang et al. [41, 42]
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for the operation in the long wave-infrared region will be applied to the multijunction
APD sensor to design the time-varying bias for an arbitrary spectral-sensing window of
interest in the visible regime of electromagnetic spectrum (400 nm-700 nm). The
technique is generalized such that a continuously varying biasing voltage is employed
over an extended acquisition time, in place of using a series of fixed biases over each
sub-acquisition time, which totally eliminates the need for the post-processing step
comprising the weighted superposition of the discrete photocurrents.
PD1 (depth: 0.17 µm)
PD2 (depth: 0.8 µm)
PD3 (depth: 6.5 µm)

Figure 5.2: Cross-section of the VTJ RGB optical sensor with relationships between the currents at the
output terminals I1, I2, and I3, and the photodiode currents IPD1, IPD2, and IPD3 [40].

Figure 5.3: Measured and calculated responsivity of the top photodiode (PD1) showing blue responsivity
[40].
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